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Abstract
A single-mask self aligned Twin-well
process has been integrated into RIT’s CMOS
technology. These wells are self aligned to increase
package density. The process has been simulated
using TMA Suprem 1V simulation tool. The simulated
parameters were used in the actual fabrication. The
wells are used to optimize both n- and p-channel
active devices. The subthreshold leakage currents in
isolated pmos and nmos devices are -1.28 pA.4irn and
3.56 nAJ~m of channel width, respectively when the
devices were biased at < 5 volts. In addition, the twinwell process has produced active n- and p-channel
FET’s with excellent characteristics such as low
threshold voltage, low subthreshold swing, and high
transconductance.
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characteristics. It has been noticed that the speed of
CMOS, which has been traditionally been a slower
technology, is now exceeded NMOS speed as a result of
device size shrinkage. MOS scaling has shown that the
saturation-current ratio between p- and n- channel FET’s
decreases as the channel length is reduced.’ Furthermore,
the abilit) to implement analog circuits and to
diminished process complexity relative to NMOS has
allowed CMOS to become the dominant technology in
many VLSI applications such as large memories and
microprocessors.
One major problem in bulk CMOS has been its layout
density because both p- and n-channel devices must be
fabricated and isolated properly. Conventionally, bulk
CMOS has lower package density than does NMOS due
to the large layout space required for the p- or n-well
formed by diffusion. A twin-well technique has been
developed to form two wells to optimize both n- and p
channel transistors.11 As previously mentioned, the wells
are made by diffusion, and the interdiffusion of the two
wells has significantly reduced the package density.
Another serious limitation in achieving high-density
CMOS is the latchup phenomenon. Latchup is due to the
regenerated switching in a p-n-p-n path caused by the
parasitic p-n-p and n-p-n bipolar devices that are

unavoidable in a bulk CMOS circuit. “~ Various methods
have been used to reduce latchup susceptibility. They
include gold doping and neutron radiation to decrease
minority-carrier lifetime, guardband around the devices
to reduce lateral resistances and beta, and epitaxial layers
on low-resistivity substrates to minimize the parasitic
resistance. All of these techniques are only partially
effective. Moreover, they can introduce leakage and add
process complexity. For example, an epi. approach can
only reduce the substrate resistance, not the parasitic
resistance associated with the well. The additional cost
and defect density are other concerns.
In addition to the parasitic field-oxide FET’s and
bipolar devices, which are the major problems in high
density CMOS, designing less than two microns p
channel MOSFET’s can be critical. In a twin-well
approach, an n-well has been used to suppress
punchthrough current in p-channel FET’s at minimum
expense of the n-channel performance. However, several
other effects must be considered in a p-channel design.
First, buried channel behavior is unavoidable because n
polysilicon is commonly used as the gate material. The
corresponding negative work function difference (4~) in
conjunction with the relatively high channel doping
concentration has caused a low p-channel threshold
voltage. To achieve a higher threshold voltage, a boron
implant is normally used to counterdoped the channel
region. Consequently, a buried channel is formed at the
channel surface. This buried layer, unless designed
carefully, can result in poor turn-off characteristics and a
strong short channel effect in the saturation region.
Second, the p~ source/drain junctions must be made
shallow to minimize the short channel effect. Shallow p
junctions are difficult to form because boron atoms
diffuse during heat treatment. Third, interconnect
technology with good ohmic contacts to both p and n
shallow junctions is also necessaiy for high density
CMOS.
In this paper, the twin-well CMOS process and the
resulting device structure are described. In addition, the
electrical characteristics for the active devices fabricated
using the twin-well CMOS process are also presented.
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U. PROCESS SEQUENCE
The final twin-well CMOS is shown in figure 1. We
first grow pad oxide on a lightly doped p-type substrate.
The n-well areas for the pfet’s are then defined (mask 1)
by depositing and etching windows through the nitride,
Si3N4. A thick photoresist is used to mask the n-channel
devices when we implant phosphorous ions at an energy
of 130 KeV and 4, = 4e12 cm2 to form n-well for the p
channel devices. We chose the phosphorous energy in
order to place the implant peak deep into the substrate
without implanting through the mask. After the n-well
implant, the photoresist is then removed and field oxide
is grown over the exposed substrate. The oxynitride is
then removed, and the nitride is etched off. The field
oxide is used as a mask over the p-channel devices
during the p-well implant. For the p-well implant, we
implant boron ions at an energy of 50 KeV and 4, = 4e12
cm2. The p-well is implanted second to prevent boron
from segregating into the oxide during the oxidation step
of the well’s mask. The wells are then driven-in for
sixteen hours in inert ambient. These wells are used to
optimize both n- and p-channel active FET’s. The wells
boundaries are self-aligned with the edge of the well
oxide. After the drive in, the oxide is then completely
removed.
The second pad oxide is then grown, and another
nitride deposition is done. The nitride is used to define
the active areas of the p- and n-channel devices through
the second photo mask and active etch. A blanket,
threshold adjust implant is implanted with boron ions at
an energy of 35 KeV and 4, = 2e12 cm2. In preparation
for the formation of the gate, both the nitride and pad
oxide are stripped. A 1000 angstroms of KOOI oxide is
grown and stripped off to remove any residual oxyrntride
at the substrate surface. Five hundreds angstroms of gate
oxide is then grown after fifteen minutes of TCA. TCA is
done at 150 °C higher than oxidation temperature to
remove contaminations in the oxidation furnace, hence
reduces unwanted charges in the gate oxide. Polysilicon
is then deposited and arsenic spin-on dopant is used to
ensure that the gate is n~-polysilicon. The n~-polysilicon
gates are defined using mask 3 photo and reactive ion
etching. We then used two separate masks 4 and 5 to
form optimized n~ and p source-drains (S/D). The n
S/D junctions are formed by an P31 implant, whereas the
p SID junctions are implanted using B’1 ions. After a
CVD oxide deposition, The S/D implants are activated
during the LTO densification step. The contact holes are
then defined using mask level 6 and HF etch. Finally, a
thin aluminum layer is sputter deposited for contacting
shallow n~- and p~-junctions. A final 450 °C forming gas
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anneal is performed to achieve low contact resistance and
a uniform metal-silicon interface.
A key issue in this process is the n-well oxidation
required to reverse the well mask. This oxidation step not
only saves one masking step, it also makes the two wells
mutually self aligned. The completed Twin-well CMOS
structure is shown in figure 1 below.

UI. DEVICE STRUCTURE
The formation of a n-well is used to reduce 13,>,~. The
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channel characteristics arise due to the boron doping
needed to adjust the p-channel threshold voltage. Figure
2 shows the buried channel junction.
B, ,~ implant is also used to create the shallow SID
junctions in the p

?—N

MOSFET’s.
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dopant profiles are shown in figure 4.
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IV. DEVICE CHARACTERISTICS
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Fig. 5. 1-V characteristics for 6 urn
CMOS FET’s, (a) p-channel
and (b) n-channel.

shows the typical I-V
curves for both types
of devices with 6 ~,tm
and 32 ~.tm channel
length
and Notice
width,
respectively.
that
there
is
minimum
punchthrough
current in these
FET’s. The n- and p
channelFET’shave
a subthreshold swing
of —269 mV/dec and
—147
mV/dec,
respectively. As seen
in tables Ti and T2,
the
subthreshold

swing of the devices
in the twin-well are significantly improved relative to
the devices in the substrate. As a result of the higher
background concentration for the pmos, the buried layer
thickness is significantly reduced, thereby improving the
subthreshold
characteristics.
Additional
device
characteristics are summarized in tables Ti and T2. The
current driving abilities were measured at I VDS I = 5
volts, and the gate potential was at 2 volts. Although the
junction capacitance and the body effect were not
extrapolated, the expected body effect and the junction
capacitance are expected to be high due to the relatively
high doping concentration of the wells. In a VLSI circuit,
the effect of junction capacitance is becoming less
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Table Ti. PMOS Test Device
Characteristics.
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Table T2. NMOS Test Device
Characteristics.

significant due to the dominant wiring and interwiring
The body effect in CMOS, although to a
lesser degree when compared to that in NMOS, can
degrade circuit performance in some applications.
During the formation of the wells, higher energy
implants may be used to push the highly doped region
away from the active channel, thereby reducing the
junction capacitance and the body effect. However,
masking the implant may required a very thick resist.
As far as latchup is concerned, the n-well provides a
heavily doped base region, which can reduce the current
gain in the lateral p-n-p bipolar device. Notice from
figure 1, the base region of the p-n-p device is the n-well
and the emitter area is the small sidewall of the shallow
p~ junction. The heavily doped base region and the small
emitter area have reduced the emitter efficiency, hence
the current gain. Furthermore, the current gain of the
vertical n-p-n devices is reduced as a result of deeper
wells to widen the n-p-n base width.
capacitancesw

V. SUMMARY and CONCLUSIONS
Twin-well process has been integrated into CMOS
technology for high-density integrated circuits. These
wells are self-aligned to increase package density. The p
channel device has subthreshold characteristics of -1.28
pAJlim of channel width and -147 mV/dec. It also has a
threshold voltage of -1.0 volt and a transconductance of
0,43e-6 Mbo/lIm of channel width. The n-channel
devices’ threshold voltage and transconductance are 0.8
volts and 0.58e-6 Mho/~tm of channel width,
respectively. Furthermore, its subthreshold leakage
current and swing are 3.56 nA/jtm of channel width and
269 mV/dec, respectively. The only draw back of the
twin-well approach is the high body effect.
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